



## C8051F00x/01x DEVELOPMENT KIT USER'S GUIDE

### 1. Kit Contents

The C8051F00x/01x Development Kit contains the following items:

- C8051F005 Target Board
  - C8051Fxxx Development Kit Quick-Start Guide
  - C8051F00x/01x Development Kit User's Guide (this document)
  - Silicon Laboratories IDE and Product Information CD-ROM. CD content includes:
    - Silicon Laboratories Integrated Development Environment (IDE)
    - Keil Software 8051 Development Tools (macro assembler, linker, evaluation 'C' compiler)
    - Source code examples and register definition files
    - Documentation
  - AC to DC Power Adapter
  - Debug Adapter. Items include:
    - EC2 Serial Adapter (RS232 to Debug Interface)
    - RS232 Serial Cable
    - 7" Ribbon Cable
- OR
- USB Debug Adapter (USB to Debug Interface)
  - USB Cable

### 2. Hardware Setup using an EC2 Serial Adapter

Connect the target board to a PC running the Silicon Laboratories IDE via the Serial Adapter as shown in Figure 1.

1. Connect one end of the RS232 serial cable to a serial (COM) port on the PC.
2. Connect the other end of the RS232 serial cable to the DB-9 connector on the Serial Adapter.
3. Connect the Serial Adapter to the JTAG connector on the target board using the 10-pin ribbon cable.
4. Connect the AC/DC power adapter to power jack P1 on the target board.

#### Notes:

- Use the **Reset** button in the IDE to reset the target when connected using an EC2 Serial Adapter.
- Remove power from the target board and the EC2 before connecting or disconnecting the ribbon cable from the target board. Connecting or disconnecting the cable when the devices have power can damage the device and/or the EC2.




Figure 1. Hardware Setup using an EC2 Serial Adapter

## 3. Hardware Setup using a USB Debug Adapter

The target board is connected to a PC running the Silicon Laboratories IDE via the USB Debug Adapter as shown in Figure 2.

1. Connect the USB Debug Adapter to the JTAG connector on the target board with the 10-pin ribbon cable.
2. Connect one end of the USB cable to the USB connector on the USB Debug Adapter.
3. Connect the other end of the USB cable to a USB Port on the PC.
4. Connect the AC/DC power adapter to power jack P1 on the target board.

### Notes:

- Use the **Reset** button in the IDE to reset the target when connected using a USB Debug Adapter.
- Remove power from the target board and the USB Debug Adapter before connecting or disconnecting the ribbon cable from the target board. Connecting or disconnecting the cable when the devices have power can damage the device and/or the USB Debug Adapter.




Figure 2. Hardware Setup using a USB Debug Adapter

## 4. Software Setup

The included CD-ROM contains the Silicon Laboratories Integrated Development Environment (IDE), Keil software 8051 tools and additional documentation. Insert the CD-ROM into your PC's CD-ROM drive. An installer will automatically launch, allowing you to install the IDE software or read documentation by clicking buttons on the Installation Panel. If the installer does not automatically start when you insert the CD-ROM, run *autorun.exe* found in the root directory of the CD-ROM. Refer to the *readme.txt* file on the CD-ROM for the latest information regarding known IDE problems and restrictions.

## 5. Silicon Laboratories Integrated Development Environment

The Silicon Laboratories IDE integrates a source-code editor, source-level debugger and in-system Flash programmer. The use of third-party compilers and assemblers is also supported. This development kit includes the Keil Software A51 macro assembler, BL51 linker and evaluation version C51 'C' compiler. These tools can be used from within the Silicon Laboratories IDE.

### 5.1. System Requirements

The Silicon Laboratories IDE requirements:

- Pentium-class host PC running Microsoft Windows 98SE or later.
- One available COM or USB port.
- 64 MB RAM and 40 MB free HD space recommended.

## 5.2. Assembler and Linker

A full-version Keil A51 macro assembler and BL51 banking linker are included with the development kit and are installed during IDE installation. The complete assembler and linker reference manual can be found under the **Help** menu in the IDE or in the “*SiLabs\MCU\hlp*” directory (A51.pdf).

## 5.3. Evaluation C51 ‘C’ Compiler

An evaluation version of the Keil C51 ‘C’ compiler is included with the development kit and is installed during IDE installation. The evaluation version of the C51 compiler is the same as the full professional version except code size is limited to 4 kB and the floating point library is not included. The C51 compiler reference manual can be found under the **Help** menu in the IDE or in the “*SiLabs\MCU\hlp*” directory (C51.pdf).

## 5.4. Using the Keil Software 8051 Tools with the Silicon Laboratories IDE

To perform source-level debugging with the IDE, you must configure the Keil 8051 tools to generate an absolute object file in the OMF-51 format with object extensions and debug records enabled. You may build the OMF-51 absolute object file by calling the Keil 8051 tools at the command line (e.g. batch file or make file) or by using the project manager built into the IDE. The default configuration when using the Silicon Laboratories IDE project manager enables object extension and debug record generation. Refer to Applications Note **AN104 - Integrating Keil 8051 Tools Into the Silicon Labs IDE** in the “*SiLabs\MCU\Documentation\Appnotes*” directory on the CD-ROM for additional information on using the Keil 8051 tools with the Silicon Laboratories IDE.

To build an absolute object file using the Silicon Laboratories IDE project manager, you must first create a project. A project consists of a set of files, IDE configuration, debug views, and a target build configuration (list of files and tool configurations used as input to the assembler, compiler, and linker when building an output object file).

The following sections illustrate the steps necessary to manually create a project with one or more source files, build a program and download the program to the target in preparation for debugging. (The IDE will automatically create a single-file project using the currently open and active source file if you select **Build/Make Project** before a project is defined.)

### 5.4.1. Creating a New Project

1. Select **Project->New Project** to open a new project and reset all configuration settings to default.
2. Select **File->New File** to open an editor window. Create your source file(s) and save the file(s) with a recognized extension, such as .c, .h, or .asm, to enable color syntax highlighting.
3. Right-click on “New Project” in the **Project Window**. Select **Add files to project**. Select files in the file browser and click Open. Continue adding files until all project files have been added.
4. For each of the files in the **Project Window** that you want assembled, compiled and linked into the target build, right-click on the file name and select **Add file to build**. Each file will be assembled or compiled as appropriate (based on file extension) and linked into the build of the absolute object file.

**Note:** If a project contains a large number of files, the “Group” feature of the IDE can be used to organize. Right-click on “New Project” in the **Project Window**. Select **Add Groups to project**. Add pre-defined groups or add customized groups. Right-click on the group name and choose **Add file to group**. Select files to be added. Continue adding files until all project files have been added.

## 5.4.2. Building and Downloading the Program for Debugging

1. Once all source files have been added to the target build, build the project by clicking on the **Build/Make Project** button in the toolbar or selecting **Project->Build/Make Project** from the menu.

**Note:** After the project has been built the first time, the **Build/Make Project** command will only build the files that have been changed since the previous build. To rebuild all files and project dependencies, click on the **Rebuild All** button in the toolbar or select **Project->Rebuild All** from the menu.

2. Before connecting to the target device, several connection options may need to be set. Open the **Connection Options** window by selecting **Options->Connection Options...** in the IDE menu. First, select the adapter that was included with the kit in the “Serial Adapter” section. Next, the correct “Debug Interface” must be selected. C8051F00x/01x family devices use the JTAG debug interface. Once all the selections are made, click the OK button to close the window.
3. Click the **Connect** button in the toolbar or select **Debug->Connect** from the menu to connect to the device.
4. Download the project to the target by clicking the **Download Code** button in the toolbar.

**Note:** To enable automatic downloading if the program build is successful select **Enable automatic connect/download after build** in the **Project->Target Build Configuration** dialog. If errors occur during the build process, the IDE will not attempt the download.

5. Save the project when finished with the debug session to preserve the current target build configuration, editor settings and the location of all open debug views. To save the project, select **Project->Save Project As...** from the menu. Create a new name for the project and click on **Save**.

## 6. Example Source Code

Example source code and register definition files are provided in the “*SiLabs\MCU\Examples\C8051F0xx*” directory during IDE installation. These files may be used as a template for code development. Example applications include a blinking LED example which configures the green LED on the target board to blink at a fixed rate.

### 6.1. Register Definition Files

Register definition files *C8051F000.inc* and *C8051F000.h* define all SFR registers and bit-addressable control/status bits for the C8051F00x/01x device family. They are installed into the “*SiLabs\MCU\Examples\C8051F0xx*” directory during IDE installation. The register and bit names are identical to those used in the C8051F00x/01x data sheet. Both register definition files are also installed in the default search path used by the Keil Software 8051 tools. Therefore, when using the Keil 8051 tools included with the development kit (A51, C51), it is not necessary to copy a register definition file to each project’s file directory.


### 6.2. Blinking LED Example

The example source files *blink.asm* and *blink.c* show examples of several basic C8051F00x/01x functions. These include; disabling the watchdog timer (WDT), configuring the Port I/O crossbar, configuring a timer for an interrupt routine, initializing the system clock, and configuring a GPIO port. When compiled/assembled and linked this program flashes the green LED on the target board about five times a second using the interrupt handler with a timer.

## 7. Target Board

The C8051F00x/01x Development Kit includes a target board with a C8051F005 device pre-installed for evaluation and preliminary software development. Numerous input/output (I/O) connections are provided to facilitate prototyping using the target board. Refer to Figure 3 for the locations of the various I/O connectors.

- P1 Power connector (accepts input from 7 to 15 VDC unregulated power adapter)
- J1 Connects SW2 to port pin P1.7
- J2 64-pin I/O connector providing access to all I/O signals
- J3 Connects LED D3 to port pin P1.6
- J4 JTAG connector for Debug Adapter interface
- J6 Analog I/O configuration connector
- X1 Analog I/O terminal block



**Figure 3. C8051F005 Target Board**

# C8051F00x/01x-DK

## 7.1. System Clock Sources

The C8051F005 device installed on the target board features a internal oscillator which is enabled as the system clock source on reset. After reset, the internal oscillator operates at a frequency of 2 MHz ( $\pm 2\%$ ) by default but may be configured by software to operate at other frequencies. Therefore, in many applications an external oscillator is not required. However, an external crystal may be installed on the target board for additional applications. The target board is designed to facilitate the installation of an external crystal at the pads marked Q1. Refer to the C8051F005 datasheet for more information on configuring the system clock source. Following are a few part numbers of suitable crystals:

Freq (MHz)	Digikey P/N	ECS P/N	
18.432	X146-ND	ECS-184-20-1	(20 pF loading capacitance)
11.0592	X089-ND	ECS-110.5-20-1	(20 pF loading capacitance)

## 7.2. Switches and LEDs

Two switches are provided on the target board. Switch SW1 is connected to the RESET pin of the C8051F005 device on the target board. Pressing SW1 puts the device into its hardware-reset state. The device will leave the reset state after SW1 is released. Switch SW2 is connected to the device's general purpose I/O (GPIO) pin through headers. Pressing SW2 generates a logic low signal on the port pin. Remove the shorting block from the header to disconnect SW2 from the port pins. The port pin signal is also routed to a pin on the J2 I/O connector. See Table 1 for the port pins and headers corresponding to each switch.

Two LEDs are also provided on the target board. The red LED labeled PWR is used to indicate a power connection to the target board. The green LED labeled with a port pin name is connected to the device's GPIO pin through a header. Remove the shorting block from the header to disconnect the LED from the port pin. The port pin signal is also routed to a pin on the J2 I/O connector. See Table 1 for the port pins and headers corresponding to each LED.

**Table 1. Target Board I/O Descriptions**

Description	I/O	Header
SW1	Reset	none
SW2	P3.7	J1
Green LED	P1.6	J3
Red LED	PWR	none

## 7.3. Target Board JTAG Interface (J4)


The JTAG connector (J4) provides access to the JTAG pins of the C8051F005. It is used to connect the Serial Adapter or the USB Debug Adapter to the target board for in-circuit debugging and Flash programming. Table 2 shows the JTAG pin definitions.

**Table 2. JTAG Connector Pin Descriptions**

Pin #	Description
1	+3 VD (+3.3 VDC)
2, 3, 9	GND (Ground)
4	TCK
5	TMS
6	TDO
7	TDI
8, 10	Not Connected

## 7.4. Analog I/O (J6, Terminal Block)

An Analog I/O Configuration connector (J6) provides the ability to route analog I/O signals from the C8051F005 device to a terminal block by installing two shorting blocks on J6. It also allows the DAC outputs to be connected to Comparator 0 inputs or to two ADC inputs. Analog signals may be routed to the AIO 0 and AIO1 posts of the terminal block by installing a shorting block between two adjacent pins on J6. Refer to Figure 4 to determine the shorting block installation positions required to connect the desired analog signal to the terminal block. Refer to Table 3 for terminal block connections and Table 4 for J6 pin definitions.



**Figure 4. J6 Analog I/O Configuration Connector**

**Table 3. Terminal Block Pin Descriptions**

Pin #	Description
1	AIO1
2	AIO0
7	AGND (Analog Ground)
8	VREF

**Table 4. J6 Connector Pin Descriptions**

Pin #	Description
1	CP0+
2	CP0-
3, 9, 15	AIO1
4, 10, 16	AIO0
5	DAC0
6	DAC1
7	AIN0
8	AIN1
11	AIN2
12	AIN3
13	AIN4
14	AIN5
17	AIN6
18	AIN7

# C8051F00x/01x-DK

## 7.5. Expansion I/O Connector (J2)

The 64-pin expansion I/O connector J1 provides access to most signal pins of the C8051F005 device on the target board. A small through-hole prototyping area is also provided. All I/O signals routed to connector J2 are also routed to through-hole connection points between J2 and the prototyping area (see Figure 7 on page 11). The signal layout pattern of these connection points is identical to the adjacent J2 connector pins. See Table 5 for a list of pin descriptions for J2.

**Table 5: J2 Pin Descriptions**

Pin	Description
1	+VD (digital voltage supply)
2	XTAL1
3	P1.6
4	P1.7
5	P1.4
6	P1.5
7	P1.2
8	P1.3
9	P1.0
10	P1.1
11	P0.6
12	P0.7
13	P0.4
14	P0.5
15	P0.2
16	P0.3
17	P0.0
18	P0.1
19	P2.6
20	P2.7
21	P2.4
22	P2.5
23	P2.2
24	P2.3
25	P2.0
26	P2.1
27	P3.6

Pin	Description
28	P3.7
29	P3.4
30	P3.5
31	P3.2
32	P3.3
33	P3.0
34	P3.1
36	/RST
39,41,42	GND (digital ground)
45,47,63	GNDA (analog ground)
46,64	+VA (analog voltage supply)
48	DAC0
49	CP1-
50	DAC1
51	CP1+
52	CP0-
53	VREF
54	CP0+
55	AIN0
56	AIN1
57	AIN2
58	AIN3
59	AIN4
60	AIN5
61	AIN6
62	AIN7

## 8. EC2 Serial Adapter


The Serial Adapter provides the interface between the PC's RS232 serial port and the C8051F00x/01x's in-system debug/programming circuitry. The Serial Adapter connects to the C8051F005 JTAG debug interface on the target board using the 10-pin connector on the Serial Adapter labeled "DEBUG", see Figure 5. (The Serial Adapter supports both Silicon Laboratories JTAG and C2 debug interfaces.) All Serial Adapters may be powered from the target board, but the EC1 and EC2 Serial Adapter units cannot provide power to the target board. Table 6 shows the pin definitions for the Serial Adapter's DEBUG connector.

### Notes:

- When powering the Serial Adapter via the DEBUG connector, the input voltage to the DEBUG connector's power pin must be 3.0 to 3.6 VDC. Otherwise, the Serial Adapter must be powered directly by connecting the AC/DC adapter to the Serial Adapter's DC power jack.
- The Serial Adapter requires a target system clock of 32 KHz or greater.

Pin #	Description
1	3.0 to 3.6 VDC Input
2,3,9	GND (Ground)
4	TCK (C2D)
5	TMS
6	TDO
7	TDI (C2CK)
8,10	Not Connected

**Table 6. EC2 Serial Adapter DEBUG Connector Pin Descriptions**



**Figure 5. EC2 Serial Adapter DEBUG Connector**

## 9. USB Debug Adapter


The USB Debug Adapter provides the interface between the PC's USB port and the C8051F00x/01x's in-system debug/programming circuitry. The attached 10-pin DEBUG ribbon cable connects the adapter to the target board and the target device's debug interface signals. (The USB Debug Adapter supports both Silicon Laboratories JTAG and C2 debug interfaces.) Power is provided to the adapter from the USB connection to the PC. The USB Debug Adapter is capable of providing power to a circuit board via pin 10 of the DEBUG connector. The C8051F005 Target Board is not designed to be powered from this source. Table 7 shows the pin definitions for the DEBUG ribbon cable connector.

**Notes:**

- The USB Debug Adapter requires a target system clock of 32 KHz or greater.
- With the default settings, the USB Debug Adapter can supply up to 100 mA to a target system.



Pin #	Description
1,8	Not Connected
2,3,9	GND (Ground)
4	TCK (C2D)
5	TMS
6	TDO
7	TDI (C2CK)
10	USB Power

**Table 7. USB Debug Adapter DEBUG Connector Pin Descriptions**



**Figure 6. USB Debug Adapter**

10. Schematic



1	J2
2	XTAL1
3	XTAL2
4	DI.L3
5	DI.L4
6	DI.L5
7	DI.L6
8	DI.L7
9	DI.L8
10	DI.L9
11	DI.L10
12	DI.L11
13	DI.L12
14	DI.L13
15	DI.L14
16	DI.L15
17	DI.L16
18	DI.L17
19	DI.L18
20	DI.L19
21	DI.L20
22	DI.L21
23	DI.L22
24	DI.L23
25	DI.L24
26	DI.L25
27	DI.L26
28	DI.L27
29	DI.L28
30	DI.L29
31	DI.L30
32	DI.L31
33	DI.L32
34	DI.L33
35	DI.L34
36	DI.L35
37	DI.L36
38	DI.L37
39	DI.L38
40	DI.L39
41	DI.L40
42	DI.L41
43	DI.L42
44	DI.L43
45	DI.L44
46	DI.L45
47	DI.L46
48	DI.L47
49	DI.L48
50	DI.L49
51	DI.L50
52	DI.L51
53	DI.L52
54	DI.L53
55	DI.L54
56	DI.L55
57	DI.L56
58	DI.L57
59	DI.L58
60	DI.L59
61	DI.L60
62	DI.L61
63	DI.L62
64	DI.L63
65	DI.L64
66	DI.L65
67	DI.L66
68	DI.L67
69	DI.L68
70	DI.L69
71	DI.L70
72	DI.L71
73	DI.L72
74	DI.L73
75	DI.L74
76	DI.L75
77	DI.L76
78	DI.L77
79	DI.L78
80	DI.L79
81	DI.L80
82	DI.L81
83	DI.L82
84	DI.L83
85	DI.L84
86	DI.L85
87	DI.L86
88	DI.L87
89	DI.L88
90	DI.L89
91	DI.L90
92	DI.L91
93	DI.L92
94	DI.L93
95	DI.L94
96	DI.L95
97	DI.L96
98	DI.L97
99	DI.L98
100	DI.L99
101	DI.L100
102	DI.L101
103	DI.L102
104	DI.L103
105	DI.L104
106	DI.L105
107	DI.L106
108	DI.L107
109	DI.L108
110	DI.L109
111	DI.L110
112	DI.L111
113	DI.L112
114	DI.L113
115	DI.L114
116	DI.L115
117	DI.L116
118	DI.L117
119	DI.L118
120	DI.L119
121	DI.L120
122	DI.L121
123	DI.L122
124	DI.L123
125	DI.L124
126	DI.L125
127	DI.L126
128	DI.L127
129	DI.L128
130	DI.L129
131	DI.L130
132	DI.L131
133	DI.L132
134	DI.L133
135	DI.L134
136	DI.L135
137	DI.L136
138	DI.L137
139	DI.L138
140	DI.L139
141	DI.L140
142	DI.L141
143	DI.L142
144	DI.L143
145	DI.L144
146	DI.L145
147	DI.L146
148	DI.L147
149	DI.L148
150	DI.L149
151	DI.L150
152	DI.L151
153	DI.L152
154	DI.L153
155	DI.L154
156	DI.L155
157	DI.L156
158	DI.L157
159	DI.L158
160	DI.L159
161	DI.L160
162	DI.L161
163	DI.L162
164	DI.L163
165	DI.L164
166	DI.L165
167	DI.L166
168	DI.L167
169	DI.L168
170	DI.L169
171	DI.L170
172	DI.L171
173	DI.L172
174	DI.L173
175	DI.L174
176	DI.L175
177	DI.L176
178	DI.L177
179	DI.L178
180	DI.L179
181	DI.L180
182	DI.L181
183	DI.L182
184	DI.L183
185	DI.L184
186	DI.L185
187	DI.L186
188	DI.L187
189	DI.L188
190	DI.L189
191	DI.L190
192	DI.L191
193	DI.L192
194	DI.L193
195	DI.L194
196	DI.L195
197	DI.L196
198	DI.L197
199	DI.L198
200	DI.L199
201	DI.L200
202	DI.L201
203	DI.L202
204	DI.L203
205	DI.L204
206	DI.L205
207	DI.L206
208	DI.L207
209	DI.L208
210	DI.L209
211	DI.L210
212	DI.L211
213	DI.L212
214	DI.L213
215	DI.L214
216	DI.L215
217	DI.L216
218	DI.L217
219	DI.L218
220	DI.L219
221	DI.L220
222	DI.L221
223	DI.L222
224	DI.L223
225	DI.L224
226	DI.L225
227	DI.L226
228	DI.L227
229	DI.L228
230	DI.L229
231	DI.L230
232	DI.L231
233	DI.L232
234	DI.L233
235	DI.L234
236	DI.L235
237	DI.L236
238	DI.L237
239	DI.L238
240	DI.L239
241	DI.L240
242	DI.L241
243	DI.L242
244	DI.L243
245	DI.L244
246	DI.L245
247	DI.L246
248	DI.L247
249	DI.L248
250	DI.L249
251	DI.L250
252	DI.L251
253	DI.L252
254	DI.L253
255	DI.L254
256	DI.L255
257	DI.L256
258	DI.L257
259	DI.L258
260	DI.L259
261	DI.L260
262	DI.L261
263	DI.L262
264	DI.L263
265	DI.L264
266	DI.L265
267	DI.L266
268	DI.L267
269	DI.L268
270	DI.L269
271	DI.L270
272	DI.L271
273	DI.L272
274	DI.L273
275	DI.L274
276	DI.L275
277	DI.L276
278	DI.L277
279	DI.L278
280	DI.L279
281	DI.L280
282	DI.L281
283	DI.L282
284	DI.L283
285	DI.L284
286	DI.L285
287	DI.L286
288	DI.L287
289	DI.L288
290	DI.L289
291	DI.L290
292	DI.L291
293	DI.L292
294	DI.L293
295	DI.L294
296	DI.L295
297	DI.L296
298	DI.L297
299	DI.L298
300	DI.L299
301	DI.L300
302	DI.L301
303	DI.L302
304	DI.L303
305	DI.L304
306	DI.L305
307	DI.L306
308	DI.L307
309	DI.L308
310	DI.L309
311	DI.L310
312	DI.L311
313	DI.L312
314	DI.L313
315	DI.L314
316	DI.L315
317	DI.L316
318	DI.L317
319	DI.L318
320	DI.L319
321	DI.L320
322	DI.L321
323	DI.L322
324	DI.L323
325	DI.L324
326	DI.L325
327	DI.L326
328	DI.L327
329	DI.L328
330	DI.L329
331	DI.L330
332	DI.L331
333	DI.L332
334	DI.L333
335	DI.L334
336	DI.L335
337	DI.L336
338	DI.L337
339	DI.L338
340	DI.L339
341	DI.L340
342	DI.L341
343	DI.L342
344	DI.L343
345	DI.L344
346	DI.L345
347	DI.L346
348	DI.L347
349	DI.L348
350	DI.L349
351	DI.L350
352	DI.L351
353	DI.L352
354	DI.L353
355	DI.L354
356	DI.L355
357	DI.L356
358	DI.L357
359	DI.L358
360	DI.L359
361	DI.L360
362	DI.L361
363	DI.L362
364	DI.L363
365	DI.L364
366	DI.L365
367	DI.L366
368	DI.L367
369	DI.L368
370	DI.L369
371	DI.L370
372	DI.L371
373	DI.L372
374	DI.L373
375	DI.L374
376	DI.L375
377	DI.L376
378	DI.L377
379	DI.L378
380	DI.L379
381	DI.L380
382	DI.L381
383	DI.L382
384	DI.L383
385	DI.L384
386	DI.L385
387	DI.L386
388	DI.L387
389	DI.L388
390	DI.L389
391	DI.L390
392	DI.L391
393	DI.L392
394	DI.L393
395	DI.L394
396	DI.L395
397	DI.L396
398	DI.L397
399	DI.L398
400	DI.L399
401	DI.L400
402	DI.L401
403	DI.L402
404	DI.L403
405	DI.L404
406	DI.L405
407	DI.L406
408	DI.L407
409	DI.L408
410	DI.L409
411	DI.L410
412	DI.L411
413	DI.L412
414	DI.L413
415	DI.L414
416	DI.L415
417	DI.L416
418	DI.L417
419	DI.L418
420	DI.L419
421	DI.L420
422	DI.L421
423	DI.L422
424	DI.L423
425	DI.L424
426	DI.L425
427	DI.L426
428	DI.L427
429	DI.L428
430	DI.L429
431	DI.L430
432	DI.L431
433	DI.L432
434	DI.L433
435	DI.L434
436	DI.L435
437	DI.L436
438	DI.L437
439	DI.L438
440	DI.L439
441	DI.L440
442	DI.L441
443	DI.L442
444	DI.L443
445	DI.L444
446	DI.L445
447	DI.L446
448	DI.L447
449	DI.L448
450	DI.L449
451	DI.L450
452	DI.L451
453	DI.L452
454	DI.L453
455	DI.L454
456	DI.L455
457	DI.L456
458	DI.L457
459	DI.L458
460	DI.L459
461	DI.L460
462	DI.L461
463	DI.L462
464	DI.L463
465	DI.L464
466	DI.L465
467	DI.L466
468	DI.L467
469	DI.L468
470	DI.L469
471	DI.L470
472	DI.L471
473	DI.L472
474	DI.L473
475	DI.L474
476	DI.L475
477	DI.L476
478	DI.L477
479	DI.L478
480	DI.L479
481	DI.L480
482	DI.L481
483	DI.L482
484	DI.L483
485	DI.L484
486	DI.L485
487	DI.L486
488	DI.L487
489	DI.L488
490	DI.L489
491	DI.L490
492	DI.L491
493	DI.L492
494	DI.L493
495	DI.L494
496	DI.L495
497	DI.L496
498	DI.L497
499	DI.L498
500	DI.L499
501	DI.L500
502	DI.L501
503	DI.L502
504	DI.L503
505	DI.L504
506	DI.L505
507	DI.L506
508	DI.L507
509	DI.L508
510	DI.L509
511	DI.L510
512	DI.L511
513	DI.L512
514	DI.L513
515	DI.L514
516	DI.L515
517	DI.L516
518	DI.L517
519	DI.L518
520	DI.L519
521	DI.L520
522	DI.L521
523	DI.L522
524	DI.L523
525	DI.L524
526	DI.L525
527	DI.L526
528	DI.L527
529	DI.L528
530	

## DOCUMENT CHANGE LIST

### Revision 0.3 to Revision 0.4

- Integrated the Note! on the front page into the “7. Target Board” section.
- moved “2. Hardware Setup using an EC2 Serial Adapter” to front page.
- Created section 5 from the "Example Source code" section 4.5.
- Added Section 5.2, "Blinking LED Example".
- Reorganized “7. Target Board” section.
- Added Section “7.3. Target Board JTAG Interface (J4)” .
- Added Table 3, “Terminal Block Pin Descriptions,” on page 7.

### Revision 0.4 to Revision 0.5

- Section 1, added USB Debug Adapter and USB Cable.
- Section 2, changed name from "Hardware Setup" to "Hardware Setup using an EC2 Serial Adapter".
- Section 2, added 2 Notes bullets.
- Section 2, removed Note from bottom of page.
- Added Section 3, "Hardware Setup using a USB Debug Adapter".
- Section 5.4.2, changed step 2 to include new instructions.
- Section 7, J4, changed "Serial Adapter" to "Debug Adapter".
- Target Board DEBUG Interface Section, added USB Debug Adapter.
- DEBUG Connector Pin Descriptions Table, changed pin 4 to C2D.
- Changed "jumper" to "header".
- EC2 Serial Adapter section, added EC2 to the section title, table title and figure title.
- EC2 Serial Adapter section, changed "JTAG" to "DEBUG".
- Added "USB Debug Adapter" section.

**NOTES:**

## CONTACT INFORMATION

Silicon Laboratories Inc.  
4635 Boston Lane  
Austin, TX 78735  
Tel: 1+(512) 416-8500  
Fax: 1+(512) 416-9669  
Toll Free: 1+(877) 444-3032  
Email: [productinfo@silabs.com](mailto:productinfo@silabs.com)  
Internet: [www.silabs.com](http://www.silabs.com)

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.